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Abstract 
Traditional leakage protection schemes are difficult to detect and isolate the leakage fault accurately. A reliable and 
flexible solution for leakage fault protection with selective has being looked for. According to the shortages of 
protection systems used in ungrounded low-voltage distribution networks currently, a new design of selective leakage 
protection is put forward. The action criteria of the design which are based on additional DC power supply and 
direction of zero-sequence power are proven to be very effective to leakage fault, both theoretically and practically. 
The selective leakage protection which should have no time difference and more accurate action for underground 
low-voltage distribution networks can be realized. In this paper, we use STM32F103R8 processor of ARM Cortex-
M3 family as the core control chip and µC/OS - II embedded operating system. This paper focuses on the hardware 
and software design. 
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1. Introduction 
Leakage fault will cause a lot of accidents, such as electric shock, gas and coal dust explosion and 
electrical fire, is a major fault of mine which takes about 70% of all mine electrical faults. Leakage 
protection is a very important. So leakage protector must be installed in the underground low-voltage 
networks [1]. In the 21st century, with the increasing power of underground mining equipment and the 
increasing level of integrated mechanization, supply voltage of mine has stepped up from 380V to 3300V. 
Recently large-capacity substation equipment of 630KVA, 1000KVA and 2500KVA has been put into use. 
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The risk of electric shock and explosion and electrical fire increases greatly. Therefore, a good selective 
protection scheme is required. 
The existing selective leakage protection principles are mostly based on the direction of zero-sequence 
power principle [2], [3], [4], it solves the shortcomings existed in the protections which are based on zero-
sequence voltage principle, zero-sequence current principle and zero-sequence current direction principle 
[5], [6], such as instability of resistance measurements, no response etc. Many of the protectors are based 
on the outdated MCU like 80C51 [2]. The sampling is slow and inaccurate, reaction is insensitive. There 
are also some protectors based on ARM7 and DSP [4], the effect is good, but one shortage is the cost. So 
we choose Cortex-M3 to achieve a good effect and reduce costs as much as possible. 
2. Principles of Selective Leakage Protection 
Ungrounded low-voltage distribution networks are used widely in China, which consists of the main 
feed switch and branch feed switch and magnetic starter [1]. Leakage protection at the main feed switch is 
for the whole network’s power supply security, which can be achieved by using additional DC power 
supply protection principle; leakage protection at branch feed switch is for lateral selective which can be 
achieved by using zero-sequence directional power protection principle. The selectivity between main 
feed switch and branch feed switch is distinguished by delay. 
2.1. Principle of Additional DC Power Supply 
When a leakage fault occurs, the insulation resistance decreases obviously. Add a DC power between 
the network and ground, there will be a DC current gets through the insulation resistance. The change of 
insulation resistance can be known through detecting the current value, as shown in figure 1.  
The DC current marked as I gets through the resistance marked as RS and flows into the ground at the 
positive pole of the power marked as U. Then it flows into the network through the insulation resistance 
and then the artificial neutral point of three-phase reactor marked as TB1, and then zero-sequence 
transformer marked as TB2, finally returns to negative pole of U. These form a detection circuit [2], [3].  
The insulation resistance can be real-time detected. So the leakage condition can be known through the 
results of detection. Furthermore, this method can also detect the uniform decrease of the insulation 
resistance. This approach completely meets the requirements of main feed switch’s leakage protection. 
 
                    
Fig.1 Schematic diagram of additional DC power supply                     Fig.2 Schematic of the single line to ground fault  
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Fig.3 Waveform of zero sequence voltage and zero sequence current: (a) The fault line; (b) The normal line 
2.2. Principle of the Direction of Zero-sequence Power 
This Principle is based on the difference phase between zero-sequence voltage and zero-sequence 
current when a leakage fault occurs. In the fault line, the phase of zero-sequence current advances that of 
zero-sequence voltage. In the normal line, situation is opposite [3], [4]. Figure 2 is the schematic diagram 
of single-phase leakage fault. The zero-sequence impedance of the circuit which is far less than the 
reactance of to-ground capacitance have been ignored. C1, C2, C3 are to-ground capacitance of line L1, 
L2, L3, respectively. I01, I02, I03 are the to-ground current of each line, I0∑ is the sum of to-ground current. 
When a leakage fault occurs at C-phase of line L3, the to-ground electric potential is zero. The leakage 
current of A-phase and B-phase of all lines flows back to power. A circuit is formed. Zero-sequence 
current of fault line equals the ground-current of the entire network minus the ground-current of its own. 
And its direction is from branch to bus. The direction of zero-sequence current of the normal line is 
opposite. And the amplitude of the zero-sequence current of fault line is much bigger than the normal 
line's, as shown in Figure 3. So it is easy to find fault line through the big difference of direction and size. 
3. Hardware Design 
3.1. Introduction for the core controller 
This design uses the STM32F103R8 processor of ST Company. At the heart of the Cortex-M3 
processor is an advanced 3-stage pipeline core, based on the Harvard architecture, that incorporates many 
new powerful features such as branch speculation, single cycle multiply and hardware divide to deliver an 
exceptional Dhrystone benchmark performance of 1.25 DMIPS/MHz. The highly configurable NVIC is 
an integral part of the Cortex-M3 processor and provides the processor’s outstanding interrupt handling 
abilities.12-bit ADC module except for high-speed data processing. The highest sampling rate is 1 trillion 
times/s. It fully meets the requirements of the design of the protector [7], [8]. 
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Fig.4 sampling circuit of insulation resistance                                        Fig.5 sampling circuit of Zero-sequence voltage 
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Fig.6 sampling circuit of Zero-sequence current  
3.2. Design of the signal acquisition circuit 
In the underground power supply system, before switch closing, protector needs to check to-ground 
insulation resistance. If it is less than the specified value, protector prevents the switch closing. Otherwise 
closing the switch, then protector will judge leakage fault condition of each line through detecting zero-
sequence signal. If a leakage fault occurs, protector should cut off the power supply of the fault line 
immediately. Insulation resistance detection circuit as shown in figure 4, voltage signal is obtained from 
sampling resistance RS which connected with RO_Exter. When protector needs to detect insulation 
resistance only need to drive the relay RY3 to complete the circuit. The voltage signal of insulation 
resistance has been changed to 0~3.3 V through improving voltage level circuit and voltage following 
circuit. Finally the circuit connected to the processor’s A/D feet for sampling.  
Zero-sequence voltage sampling circuit is shown in figure 5. Zero-sequence voltage is obtained from 
the zero-sequence transformer, as shown in figure 1, connected to sampling circuit from UO. The voltage 
signal is changed to 0~3.3 V for processor through improving voltage level and voltage following. The 
sampling circuit connected to the chip’s A/D feet at OUT2. 
Zero-sequence current sampling circuit is shown in figure 6. Zero-sequence current is obtained from 
zero-sequence current transformer. After filtering out high frequency noise by C19 and filtering out DC 
component by C20, the current signal is converted to voltage signal by DC bias of OP07 and R17, and  
changed into 0~3.3V by LM324 for the processor. Diodes in the circuit are to keep the circuit from being 
burnt by large zero-sequence current. Four diodes are used to increase power.  
4. Software Design 
4.1. Software Structure 
Software use µC/OS-II embedded operating system. According to the system's functional requirements, 
a number of tasks with different priorities are designed. Tasks scheduling and parameter passing between 
tasks are through semaphores, event flags and message mailboxes [9]. 
Tasks are written in C, developed by Keil. Software is formed by the main program and some 
subroutines for functional modules. Functional modules include the system initialization module, the 
interrupt service routine module, the RS485 communication module, the man-machine interface and 
display module and so on. The modular design makes the system easy to maintain and upgrade. 
4.2. Criterion of Selective Leakage Protection 
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This design uses the insulation resistance as start signal. Suppose that phase angle of zero-sequence 
current and zero-sequence voltage are ΦI and ΦU, respectively. So the power factor angle Φ=ΦU-ΦI, zero-
sequence power P=U0*I0cosΦ. As figure 3 shows, in fault line zero-sequence current lags the zero 
sequence voltage an angle between 0 to π; in normal line zero-sequence current leads the zero-sequence 
voltage an angle between –π to 0. Shift the phase of zero-sequence current forward 90°. Let the 
fundamental of zero-sequence voltage be a benchmark. According to the projection of the zero-sequence 
current to the plane paralleled with zero-sequence voltage’s vector, there can be the criteria as following: 
 
0 0 0 0= cos( 90 )= sinP' U I U Iφ φ°⋅ + ⋅       (1) 
 
Obviously, in fault line P '> 0, in normal line P' < 0, the absolute value of P' in fault line is much bigger 
than it in normal line. So according to formula (1) fault line can be fined out accurately and reliably. 
5. Conclusions 
This design has simple hardware circuit, high-precision sampling capability and strong anti-jamming 
capability. Because of using the µC/OS - II real-time embedded operating system, real-time has been 
improved. Its action is quick and accurate. Overall it has a very good business prospect. 
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